研發工程師

Engineering/R&D
Semiconductor
新竹縣市全區
Face-to-face negotiation
General Company | Specialty Personnel 2024/08/20

研發工程師

Engineering/R&D
Semiconductor
新竹縣市全區
Face-to-face negotiation

Qualifications

IP designSERDESPLL

Job Advantage

穩定企業

Responsibilities

高速 Serdes TX/RX 設計
1) 低抖動鎖相環設計(>5GHz)
2) TX 設計 (>5GHz)
3）RX設計（>5GHz）

Ideal Candidate

1. One of the key Serdes protocol (PCIe, SATA, USB.etc)
2. 在5G SERDES design experience, 5年以上經驗
3. 在SERDES Receiver, Equalizer, CTLE, Decision-Feedback Equalizer(DFE)有經驗尤佳
4. Capable to communicate in English is a strong plus

Other Requirements

Education:No Limitations
Department:No Limitations
Experience:Over 5 years of experience
Language:
No Limitations
Management Responsibilities:Not need to bear any management responsibilities
Business trip:No business trip required

Employee Benefits

Required by law:哺乳室,週休二日,家庭照顧假,勞保,健保,陪產假,產假,育嬰留停,女性生理假,勞退提撥金,產檢假,就業保險,員工體檢
Benefit system:員工紅利,員工認股,年終獎金,員工餐廳,員工舒壓按摩,新人假,結婚禮金,生育津貼,社團補助,旅遊補助,住院慰問金,部門聚餐,社團活動,家庭日,員工停車位,特約商店,免費下午茶,健身房,優於勞基法特休,伙食津貼,員工團體保險,不用補班

Case Number:F000007866

Share Share Link Facebook Line LinkedIn Share Mail

Recommended

高階經理人

年薪前5%

海外管理

優質工程職

Similar Jobs
8/12
研發主管
  • Hardware Engineering R&D Manager / Hardware R&D / Engineering/R&D
  • 新北市
  • Connectors
  • Face-to-face negotiation
  • 產品開發

1.依公司發展策略，擬定電子零組件產品之短.中.長期之研發計畫。
2.領導並監督研發團隊完成新產品開發及現有產品精進任務。
3.帶領並管理研發團隊，執行開發及進度督導規劃、人力協調與進度掌控。
4.跨部門溝通及協調。

Detail
7/12
FPGA 工程師
  • Engineering/R&D
  • 台北市
  • IC Design
  • Face-to-face negotiation
  • VHDL
  • Verilog
  • RTL Coding
  • FPGA

1. FPGA implementation.
2. Integration of related FPGA (high-speed) interfaces.
3. System integration and verification.
4. FPGA Design, C/C++.
5. System simulation.

Detail
8/12
研發工程師
  • Engineering/R&D
  • 新竹市
  • IC Design
  • Face-to-face negotiation
  • RTL Coding

影像演算法、數位RTL Coding

Detail